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A new system tor monitoring, analyzing and recording
aircraft structural loads is put forth. The sensors are
resistance strain gages which feed a differential analog
signal to a multiplexer/analog-digital converter. The
digitized strain levels are read by a microcomputer,
analyzed and recorded on a digital, cassette recorder, when
fatigue-significant events are detected. Automated data
retrieval and preparation with this proposed system should
be straightforward and serve to alleviate much of the manual
handling now required. Suggestions for future research
include the fabrication and testing of a more advanced
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I . I H TEO DJ^CTIO N
Aerospace structures constitute a compromise between
long fatigue life and minimum weight. The driving need
for minimum weight to achieve performance specifications
forces the engineer to design to the very limit of the
material capability; thus producing a fatigue-limited
structure. Because usage of each aircraft varies widely,
the Navy has turned to monitoring each aircraft for fatigue
life expenditure. In addition, the extremely high cost of
today's weapons systems makes it imperative that they be
used over as long a service life as possible. These
extended service lives also produce problems of fatigue
which must be handled by accurate monitoring and periodic
update, repair and/or replacement of structures. Herein is
proposed a new approach to the monitoring of aircraft
fatigue life which, predicated upon sequential strain
history, is believed will serve to perform that task much
better.
Apart from the very obvious safety aspects of the
fatigue problem, there are several additional considerations
which motivate the development of a more accurate fatigue
life prediction technology. Economic considerations are
increasingly important in the ever more restricted fiscal
environment, especially with the phenomenal growth in the
cost of procuring a new weapons system. The high cost of
replacing an aircraft which has experienced a catastrophic
inflight structural failure is only one aspect of the
overall cost of maintaining a weapon in the
inventory. Present practice is to replace or rework
fatigue-critical portions of a structure at various
milestones in its service life, or when some predefined
level of structural fatigue life expended is
reached. Premature retirement or rework of an aircraft

based upon the conservative estimates required by the
present method of monitoring flight loads can be extremely
costly, both in terms of dollars and lost effectiveness due
to aircraft down time.
A specific case in point is the periodic replacement of
the A-6 wing at some fixed point in the planned life, with
each such replacement costing approximately one-half million
dollars. The cost of a sequential strain monitor system has
been very roughly estimated at $3000.00; thus, the
prevention of even one such needless change would compensate
for the cost of many such systems. It would not require a
large number of such savings to justify the costs involved
in the procurement of a sequential strain monitor system and
tie associated support equipment.
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II. CURRENT FATIGUE, LIFE PREDICTION PROGRAM
The current Fatigue Life Prediction (FLP) program
conducted by the Naval Air Development Center was begun in
1969 and represented a significant step forward in the
responsible handling of Navy aircraft. Recent
technological advances have made it possible to gather much
more accurate and meaningful flight data and a modernization
of the FLP is currently being studied. The program as it
exists today is described briefly below.
A. ASSUMPTIONS INHERENT IN CURRENT DATA
The current sensor used to monitor flight loads on Naval
aircraft is an accelerometor placed near the aircraft center
of gravity, and has been in general use since 1962. The
placement of this sensor can be only approximate, as the
center of gravity vacies widely with the fuel and ordnance
load carried and changes markedly during the course of a
single flight, as fuel is burned and ordnance
expended. This fluctuation in the location of the center of
gravity changes the relationships assumed to exist between
the sensed acceleration and the load experienced by the
structure. Uncertainty concerning the real nature of the
acceleration data exists, for the type of maneuver producing
the acceleration is not known and therefore must be assumed
to be the worst possible from a fatigue damage point of
view.
Since normal acceleration itself cannot indicate the
actual load experienced by the structure, an assumption must
be made as to the gross weight to be used in converting
acceleration to structural load. It is known that the
assumed average will be in error for the general case so it
is necessary to make a conservatively high estimate,
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usually resulting in more fatigue damage being attributed to
the structure than is actually experienced.
The damage calculations for all fleet aircraft, with the
exception of the Grumman A-6, employ a modified
Palmgren-Miner damage sum without accounting for
seguence. The A-6 calculations do use a sequence-dependent
damage rule; however, another conservatism creeps into these
calculations. Since nothing is known of loading sequence
in the present system, the worst possible seguence must be
assumed. The penalty for assuming the worst seguence is a
reduction in life of a factor that may be as high as one
fourth or one fifth [Ref 8]. The judicious elimination of
this conservatism alone could conceivably keep an aircraft
flying safely long after present criteria demand its
retirement. The present conservatism in assumptions is made
necessary by the large uncertainties in the data
acguired. The reduction of data uncertainties would allow
the level of conservatism to be safely reduced so that more
efficient utilization of costly aircraft can be achieved.
B. DATA EXTRACTION AND HANDLING
The current system of data extraction and handling
requires manual interaction and involvement at every step of
the process. It begins with the monthly recording of the
acceleration level counter readings by squadron maintenance
personnel, followed by the transcription of these data to
postcards and the mailing of these cards to NADC. At NADC
the cards must be individually examined for format and
content; then, when the cards have been verified, the data
contained are hand keyed to punched cards, which must
themselves be hand checked for accuracy. The next step is
the transcription of the cards to magnetic tape and the
printout of the data to make yet another manual check for
completeness and accuracy. When all known errors have been
12

corrected, the magnetic tape is ready to be used in the
fatigue life prediction computer program.
With the approximately 3000 aircraft already monitored
in this fashion, three people are reguired on a full time
basis and a fourth is partially occupied. ~ With plans to
extend the program to cover more aircraft, a larger number
of personnel may be reguired in the future. In addition to
the high workloads involved in the preparation and
verification of data from hand written records, there is the
problem of lost data. It is not unusual that a postcard
becomes lost in the mail and the data are unavailable for
that aircraft for that month. This is not an irrevocable
loss, if the aircraft instrument is not changed in the
interim, because the counters are cumulative. If the
recorder has been changed in the intervening period, an
average of the valid data obtained for similar aircraft is
used in place of the missing data.
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III. ATTEMPTS TO FIND BETTER METHODS
Many attempts have been made to produce an economical,
accurate and trouble-free fatigue life sensor. Some have
enjoyed more success than others in producing usable
information, but none has gained wide acceptance or seen
wide use. The Air Force has sponsored experiments with
scratch gages [Ref 4] and the Navy has investigated the
effectiveness of S-N fatigue life gages in specimen fatigue
tests [Ref 7], A brief discussion of these approaches and
the current Navy strain level counter system is given below.
A. SCRATCH GAGE
The scratch gage has the advantages of simplicity, very
low procurement and maintenance cost, sequential information
and permanent records but there are several drawbacks
associated with this system. The size of the instrument,
with a gage length of approximately six inches [Ref 4],
engenders considerable difficulty in installation and
placement. Given that the gage can be installed in a
location of interest, there is the difficulty associated
with data extraction, since optical readers of high
precision and magnification are needed to interpret the
scratch records. Using current technology, this
characteristic would necessitate extensive manual handling
and preparation of data with the attendant difficulties
already discussed. The perfection of an automatic optical
reader and transcriber would do much to make the scratch
gage a viable, inexpensive fatigue life system.
14

B. S/N FATIGUE LIFE GAGE
The concept of the permanently installed, periodically
checked, fatigue life gage is appealing ia its simplicity,
and much effort has been expended toward producing a
practical S/N gage; however, results achieved to date have
been, less than satisfactory. Tests were conducted on a
device of this type at NADC in order to determine if such a
device would answer the needs of the Navy fatigue life
program. It was the conclusion of the evaluators that the
S/N gage was capable of showing a qualitative relationship
between resistance change and fatigue damage accumulated,
but that no quantitative relationship could be established
reliably. The conclusion was that the S/N fatigue life
gage, at least at present, is unsuitable and the accuracy of
data produced is unacceptable (Ref 7].
C. STRAIN LEVEL COUNTERS
The strain level counter device currently being studied
by NADC has several characteristics to recommend its use.
The data received by the instrument are actual strain
information instead of approximate load derived from normal
acceleration and an assumed gross weight. It is comparable
ill cost to present systems and uses existing counter boxes
to record data. The disadvantages of this approach,
although it represents a notable step forward, are that it
is limited to only one channel of information coming from a
single transducer, provides no sequence information and
still requires manual data extraction and preparation with




From the author's investigations into the current
techniques of calculating fatigue damage, it seems readily
apparent that a need exists for a light, compact, sequential
strain recorder to replace the current systems used for
fatigue monitoring. Such a system could provide the data
needed to more efficiently utilize today's multi-million
dollar weapons systems. In order to extend the FLP program
to cover virtually all navy aircraft, the data extraction,
preparation and handling should be as automated as possible.
What is proposed then is a multichannel system to
monitor and analyze structural loads, and then record strain
data in v a compressed form containing only
fatigue-significant events. A prototype system, which
fills the functional needs discussed above, has been
developed and is currently being tested by the Aeronautics
Department of the Naval Postgraduate School. It was
developed in conjunction with, and as part of, a general
data gathering system called MIDAS (Microprogrammable
Integrated Data Acquisition System). During the design and
fabrication of the MIDAS/sequential strain monitor system,
it was found that the requirement to "filter" the incoming
d-ata, decide what is pertinent and control the recording
requires a computer of some description, as the logic
involved makes a hardware approach extremely difficult. The




The prototype sequential strain monitor consists of
several hardware modules purchased as units and interfaced
to produce the integrated system, which occupies
approximately two cubic feet and weighs thirteen pounds. A
dedicated, fcllow-on prototype could be considerably reduced
in both bulk and weight, a matter discussed in the
Suggestions for Future Research section of this document. A
block diagram of the MIDAS/sequential strain monitor system
is shown in figure 1.
Incoming analog signals are fed to a 16 channel
multiplexer/analog-digital converter, which converts the
analog voltage level to an eight bit binary
representation. The converted voltage level is read by a
microcomputer, which performs the data analysis and issues
control commands to the peripheral equipment. The data are
stored temporarily in an output buffer in the random access
memory (RAM) of the microcomputer, but then fed to the
cassette tape recorder when the buffer is full. The tape
recorder is an incremental, digital cassette recorder, which
uses the industry standard "PHILLIPS" cassettes containing
300 feet of tape and having a capacity to store 180,000
fatigue events.
There is a keyboard for program and/or parameter entry
and hexadecimal displays to aid in user prompting and for
program auditing. A detailed description of the various
hardware modules is given below.
A. A/D CONVERTER
The A/D converter is a Datel Systems Inc. DAS-16-L12B,
which can monitor up to 16 channels of analog information in
the range minus-five-to-plus-five volts. Two modes of
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operation, random and sequential, allow channels to be
monitored in sequence or separately addressed, as
desired. In the random mode the channel number must be
supplied to the DAS-16 along with a strobe pulse to select
the channel to be converted. In the sequential mode,
channels are monitored in sequence, beginning with channel 1
when a reset command is received. The sequential mode can be
"short-counted" by a hardware change, or the short-count can
be accomplished by sending a reset command at the
appropriate time.
Maximum convert time for a full scale slew of the input
signal is advertised as 40 microseconds. An End-of-Convert
signal is output when conversion is complete and the data is
latched on the data output lines. A detailed description
of the interface connections is given in the wiring tables.
B. PL-805 MICROCOMPUTER
The Prc^Log Corporation PL-805 is a complete
microcomputer system contained on five printed circuit
cards. It utilizes the Intel Corporation 8008-1
microprocessor, which has an instruction set consisting of
230 separate commands. The instructions are broken down
into seven functional categories.
Register - (Load and count)
Memory - (Load and store)
Arithmetic - (Add and subtract)
Logical - (AND, OR, XOR, Compare, and rotate)
Program Address Control - (Decisions)
Interrupt Control
Input/Output
A complete list of the microprocessor instructions is
included in the appendix.
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The PL-805 has four input and four output ports of eight
lines each for a total of 32 input and 32 output lines. The
ports are used for exchanging data and status/control
information among system components. The specific port and
line assignments are detailed in the wirings tables.
The PL-805 has a capacity for 2048 words of Programmable
Read Only Memory (PROM) and 4096 words of Random Access
Memory (RAM) organized into "pages" of 256 words each. PROM
is used for permanently resident programs and is
non-volatile whereas RAM is volatile, allowing both read and
write operations for temporary program storage or data
buffering. The appendix contains detailed hardware
descriptions and schematic drawings. The details of
interface connections are contained in the wiring tables.
C. READ-WRITE TAPE RECORDER
The tape recorder is a Memodyne Corporation Model BR-103
consisting of a Model 98 tape transport with rewind
capacity, End-of-Tape/Beginning-of-Tape sensing, Motor Drive
Card, Write Step Card and a Read Amplifier Card. A Read
Oscillator card was manufactured locally to supply a 360 Kz.
signal to the Motor Drive Card for read operations. The
four - phase stepping motor provides precise control of tape
motion at 120 steps per inch, permitting asynchronous
storage and retrieval of data without producing' large gaps
of blank tape.
Two waveforms are required to write data to tape: the
Motor Clock to step the drive motor and the Write Clock to
trigger the writing of a flux change on the
tape. Information is stored on the tape in two channels
such that a flux change on one channel indicates a logical
"1" and a flux change on the other indicates logical
"0." Both the Write Clock and the Motor Clock are generated
in software for write operations, permitting extremely
precise control of the recorder.
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For read operations, the Motor Clock is generated by the
Read Oscillator card while the microcomputer monitors the
recorder output for data. The separate oscillator for the
read operation is necessary to avoid possible dropout of
information in the read mode while generating a Motor Clock
in software. Data must be supplied to and extracted from
the recorder serially, a feature which allows great
flexibility in data formating. Details of the interface
connections are given in the wiring tables.
D. KEYBOARD
The keyboard contains the numerals through 9 and the
characters A through F to represent the hexadecimal number
system. The "Word Entry" key sends a signal to the
microcomputer prompting data entry.
E. HEXADECIMAL DISPLAYS
Four Hewlett Packard hexadecimal displays are mounted
immediately above the keyboard for use in prompting the user
and for program review/verification. Binary output from
the microcomputer is internally converted to hexadecimal
characters and displayed on a matrix of light emitting
diodes.
F. DIGITAL INPUT SELECT CARD
The DISC is a locally constructed device to multiplex
several digital signals to Input Port of the
microcomputer. The present installation multiplexes the
keyboard and digital clock outputs to Port 0, but such a
device would not be needed in a dedicated sequential strain
monitor system. The interested reader is referred to




The system software consists of the Fatigue Life Data
(FLD) program and several supporting service modules which
control the interface with system peripherals. FLD is the
routine which acts as a system executive and links the
service modules to perform the desired data gathering task.
Functional descriptions of FLD and the various service
modules are given below.
1 . FLD
FLD is the executive program for the sequential
strain monitor system. FLD calls LGAP to prepare the tape
for recording and then writes the header information (time,
date and number of channels to be monitored) to facilitate
data identification.
FLD then initializes to zero the reference vectors
which will be used to store the last incremental strain
level, XLST, and the change in strain level, DXLST,
initializes the pointers for the output buffer and begins
the monitor task. The DAS- 16 is operated in the sequential
mode and short-counted in software using information from
the header concerning the top channel number to be
monitored.
When the flag set by FLTR (see description below) is
sensed, FLD stores the data points in the output buffer and
continues to monitor until the buffer is full or the record
portion of the program is activated by the user through the
JUMP routine.
Figures 2 and 3 show th6 output from the FLD and
FLTR combination. Figure 2 shows a comparison of the
continuously monitored signals, a five Hz. sine wave and a
zero reference signal, and the "filtered" data extracted
from them. This output was obtained without the flagging
function mentioned above enabled in order to demonstrate
that only reversal points are selected for recording. When
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the flag function is enabled, the output from the same input
signals appears as in figure 3, where only the "filtered"
data points are recorded. A listing of FLD is contained in




The FLTR routine monitors the incoming strain data
to determine if a fatigue-significant event has
occurred. The two reference vectors, XLST and DXLST,
mentioned above are used to maintain a running account of
incremental strain level and the change in that level for
each channel. XLST and DXLST are updated for each five
per-cent change in strain level and when the proper criteria
have been met (a five percent or better change from the last
point and a reversal of algebraic sign) a flag is set and
all channels will be stored in the output buffer. A
listing of FLTR is contained in the seguentiai strain
monitor software listing.
3 Serv ice Mo dul es
The service modules described below are a part of
the software developed during the design and construction
phase of the MIDAS/Sequential Strain Monitor system. The
MIDAS software listings contain some routines not described
here but they are not used in the strain monitor routines.
a. JUMP
JUMP allows the user to enter the address of a
routine which he wishes to exercise, then jumps to that
address and executes the routine. This is the technique
used for accessing FLD.
To use JUMP, the user resets the system using
the reset button; then enters the line number and page
number of the routine he wishes to access. The description




LGAP writes a long unmarked leader on the
magnetic tape to ensure that no information is inadvertently
lost or garbled by attempting to record on the clear leader
or the first, possibly soiled, few inches of tape. LGAP is
used in all routines which write to the recorder.
c. SGAP
SGAP writes a four byte long, unmarked gap
"between records to ensure that the recorder is allowed
sufficient space to react to start/stop commands without
overwriting information while recording or causing "bit
dropout" during read operations. Like LGAP, SGAP is used in
all routines which transfer information to ^he magnetic
tape.
d. CLK
CLK activates the DISC (Digital Input Select
Card) which controls the input to Port of the
microprocessor. The current hour and minute reading from
the digital clock is then stored in memory at the location
indicated before the call. CLK is used by all data routines
to put an identifying time in the header information.
e. KEY
KEY is the routine which reads the information
entered via the keyboard and stores it in the memory
location set before the call. KEY is used to enter the
header information needed to short-count the DAS- 16 and to
identify each data run.
KEY stores the information entered in register A
and displays its contents to the user through the
hexadecimal displays. The data are not accepted for use
until the "Word Entry" key is depressed, allowing the user




RCDR is the routine which controls the tape
recorder and feeds it the information from the output
buffer. The motor clock and write clock are both generated
in software by this routine, allowing absolute control over
the recorder. The parameters which must be supplied to the
routine are: the beginning address of the data to be
recorded, the number of bytes to be recorded and whether the
operation is to be a write or erase. The maximum number of
data words which may. be recorded during one call to BCZTR is
256, the contents of one "page" of memory.
H. DATA EXTRACTION
To facilitate data extraction, a separate reader was
constructed and interfaced to a Hewlett Packard HP-9830
programmable calculator. The reader consists of a
read-write tape recorder, identical to that in the
sequential strain monitor system, coupled to a Pro-Log
Corporation PL-803 microcomputer. The PL-803 is very
similar to the microcomputer used in the sequential strain
monitor/MIDAS system but consists of only three printed
circuit cards and has only 28 input/output lines instead of
the 64 for the larger system. The HP-9830 controls the
PL-803 which, in turn, controls the recorder to extract the
data and store it in the HP-9830 memory. Two options exist
for data display; a graphical presentation such as shown in
figures 2 and 3, or a tabular output such as figure 5. The
program for the HP-9830 is written in BASIC and is listed in
the software section, as is the assembly language program
listing for the PL-803.
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I. INTERFACE WIRING TABLES
The tables on the following pages are provided in lieu
of complex wiring diagrams. It is felt that this format is
easier to comprehend and more useful for duplication of the
system if desired. The asterisk notation in the tables
indicates the logical NOT operation.
25

Table I. KEY TO SYMBOLS USED IN INTERCONNECTION TABLES
SYMBOL MEANING
Ixx Input card, pin xx
Oxx Output card, pin xx
Kx Keyboard, pin x
D-jn-xx DAS-16, jack n, pin xx
Mxx Memodyne, pin xx
Cxx Clock, pin xx
DIxx DISC pin xx
Dl-n-x DISC input port n, pin x






8 1-41 K-0 Keyboard 0*
7 1^43 K-W Keyboard word entry*
6 no connection
5 no connection
4 1-49 K-8 Keyboard 8*
3 1-51 K-4 Keyboard 4*
2 1-53 K-2 Keyboard 2*
1 1-55 K-1 Keyboard 1*
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DISC digital out 8
DISC digital out 7
DISC digital out 6
DISC digital out 5
DISC digital out 4
DISC digital out 3
DISC digital out 2
DISC digital out 1


















DAS-16 digital out 9
DAS-16 digital out 10
DAS-16 digital out 11
DAS-16 digital out 12(LSB)
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DAS-16 digital out 1 (MSB)
DAS-16 digital out 2
DAS-16 digital out 3
DAS-16 digital out 4
DAS-T6 digital out 5
DAS-16 digital out 6
DAS-16 digital out 7
DAS-16 digital out 8



































Table VII. OUTPUT PORT O-DISPLAY
LINE NAME
hexadecimal display 0, 80
hexadecimal display 0, 40
hexadecimal display 0, 20
hexadecimal display 0, 10
hexadecimal display 0, 08
hexadecimal display 0, 04
hexadecimal display f 02










































Table IX. OUTPUT PORT 2tDAS- 1 6/DISC
LINE NAME
DAS-16 Random Address 8*
DAS-16 Random Address 4*
DAS-16 Random Address 2*
DAS-16 Random Address 1*
DISC POET 1 Select
DISC PORT 2 Select
DISC PORT 3 Select



































unit minutes digit select









Table XII. POKER DISTRIBUTION
TERM POWER USE
1-1,2 + 5v, 2a. microcomputer
1-3,4 microcomputer ground
1-5,6 -10v, , 1a. microcomputer
M-13 + 5v, 1.3a. recorder
M-14 recorder ground
M-15 + 12v, , 1a. recorder
D-J2-Y, Z + 5v. 0.8a. DAS-16
D-J2-V, S,13 -15v,,0. 07a. DAS-16
D-J2-W, X DAS-16 ground
D-J2-U + 15v,,0. 13a. DAS-16
D-J1-L DAS-16 device select
D-J2-22 DAS-16 sequencer enable
DI-1 + 5v, 0. 2a. DISC
DI-22 DISC ground








VI. SUGGESTIONS FOR FUTURE RESEARCH
Several areas exist where future research or
investigation could prove very useful. There is an
immediate need for a follow-on prototype of the fatigue life
data system which should see flight test in Naval aircraft.
From the author's experience with the first prototype,
several features of the follotf-on prototype have suggested
themselves. It should not be necessary to have the large
input/output capabilities associated with a general data
system such as MIDAS; a smaller microcomputer, such as the
PL-803 described earlier, could be used. An eight bit
analog-digital converter could profitably be employed in
place of the twelve bit model modified for the MIDAS
system. There should be no necessity for interaction with
the program; the keyboard could be omitted and function
switches installed to perform the header writing and output
buffer dump now done with the keyboard. A write-only tape
deck could be used in place of the more expensive read-write
model used for MIDAS, but some ground-based recorder
facility for extraction of data would be needed to support
such a system. A single unit cost for the flight system
components has been estimated at $2000.00 for a system
occupying about one cubic foot and weighing approximately
three pounds.
Automation of data extraction and handling, including
the preparation of magnetic tape data records directly
compatible with existing computer hardware and software at
NADC, is possible with this system in the short-term
future. A system for transcribing data cassettes directly
to IBM or CDC compatible tape at the squadron/ship/air
station level would be straightforward and would do much to




Future fatigue life monitoring/predict ion programs will
of necessity require more accurate data and more
sophisticated damage calculation techniques to permit more
efficient utilization of weapons systems by safely
prolonging their service lives. It is believed that the
multichannel, sequential strain monitor system proposed
herein affords at least a part of the answer to meeting
those requirements in the not-too-distant future. The
coupling of its proven ability to extract
fatigue-significant data from a continuously monitored
loading sequence with an updated damage calculation program























































































FATIGUE LIFE STRAIN ROUTINE OUTPUT
OPTIONS AVAILABLE
1 . TABULAR OUTPUT
2. PLOTTER OUTPUT
HEADER INFORMATION
TIME 0933 DATE 05 14 75
TOP CHANNEL IN CYCLE 02
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MPS 800 systems are 8 bit microcomputer card systems suitable
for implementing random logic and alpha-numeric data handling
applications. As shown in Figure 1-1, the MPS 800 system
consists of a CPU card, ROM and RAM memory cards and 1/0
cards. The ROM memory cards are implemented to accept either
programmable erasable PROMs for speedy program implementation or
pin compatible masked ROMs for volume production. The CPU card
uses the 8008 microprocessor chip.
CPU CAPABILITIES
Fourteen bit program address
Seven level address stack for subroutines
Six, eight bit general purpose registers
Eight bit accumulator plus carry
Arithmetic and accumulator instructions
Add and subtract with or without carry
Rotate left or right through or around carry
Logical instructions
AND, OR, Exclusive OR, COMPARE
Decision making (address control instructions)
Test operations for zero or nonzero result
Test carry for logic one or zero
Test operation parity for odd or even result
Test operation sign (MSB) for logic one or zero result







Register to register load
Increment and Decrement
Expandable single line interrupt
CPU disconnects from Data, address, and control for DMA
MEMORY . \
\
ROM and RAM, program or data storage up to 16,384 words
Programmable erasable ROMs: 5202, 1702 type
INPUT /OUTPUT
192 TTL output lines directly selectable
64 TTL input lines directly selectable
Input instruction, gates data into the CPU accumulator































2. MPS 800 HARDWARE
The MPS 800 series provides a choice of microprocessor card sets with
differing expandability. Each set is complete with CPU, ROM memory,
RAM memory, input and output. All sets are assembled using combina-
tions of the following cards:
8111 CPU with data, address, and control
8112 ROM/RAM combination IK ROM, 2K RAM
8113 I/O combination of 28 TTL I/O lines
8114 INPUT 32 gated inputs
8115 OUTPUT 32 latched outputs
8116 ROM 2K memory
8117 RAM 4K memory
The MPS 803 is complete on three cards providing the lowest cost com-
bination for limited system size. It includes the 8111 CPU, 8112
ROM/RAM and 8113 I/O. Direct system expansion is limited to 4096
words of ROM and 8192 words of RAM and a combination of 28 I/O lines.
The MPS 805 is complete on five cards providing maximum expansion
capability of ROM, RAM, and I/O. It includes the 8111 CPU, 8114 Input,
8115 Output, 8116 ROM, and 8117 RAM. Expansion is unlimited to the
full address capability of k 16, 384 words of memory in any combination
of RAM and ROM, 192 output lines, and 64 input lines.
The user may assemble other sets based on his need. A system requir-
ing expandable I/O with minimum memory requirements -can be assembled
on four cards using the 8111 CPU, 8112 ROM/RAM, 8114 Input and the
8115 Output.
A system requiring expandable memory with minimum I/O requirements can
be assembled on four cards using the 8111 CPU, 8113 I/O, 8116 ROM and
the 8117 RAM.
INTERCONNECTING MPS 800 SYSTEMS
The partitioning of the MPS 800 system provides a simple interconnect
scheme. Most connections are made from the 8111 CPU to the other sys-
tem elements. The 8111 interface consists of a data bus, address bus
and control bus.
DATA BUS
DINx* Data in inputs. The 8 bit data input bus
ROM, INPUT, Interrupt, etc: to the CPU.
Data from RAM
DOLT* Data out outputs. The 8 bit data output bus. Data from




Address outputs. The 14 line address bus. Address to ROM and
RAM memory. Port selection to I/O. Output data for output
ports.
;rol bus
Signal from the CPU for gating input port data to the CPU.
Signal from the CPU for strobing output port data from the
CPU to the output latches.
Write memory output. Signal for strobing memory write data
from the CPU to RAM memory.
Read memory output. Signal for gating memory read data to
the CPU.
Read memory interrupt output. If the system is wired for
interrupt, this signal is used instead of RDM to gate memory
read data to the CPU. RDM I* does not occur during interrupt
cycles
.
Memory ready input. This signal causes the CPU to wait for
input data on the DIN bus or holds output data on the DOUT
bus
.
Interrupt response output. A signal which occurs in response
to the IREQ* input. INTR* is used externally to gate
interrupt data to the DIN bus.
Interrupt request input. A signal on this line causes the
CPU to execute an interrupt cycle.
Interrupt hold input. A signal on this line during interrupt
causes INTR* to remain active as long as IHLD* is true.
This line allows multi-byte interrupt.
Restart input. A signal on this line during reset prevents
power-on interrupt.
Reset input. A signal on this line causes the program add-
ress counter in the CPU to be reset to zero.
Reset output. A signal which occurs in response to the RESET*
input or power turn on. This signal can be used to reset the
output latches. If RST* is wired to RS*, power-on restart is
disabled. If RST* is wired IREQ*, power-on restart is enabled
STOP* indicates that the CPU is halted and all address, data,
and control lines are released by the CPU for DMA operations.
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A Ihrcc card 8 bit microcomputer which implements the 8008 CPU into a working system with ROM/RAM and I/O.
The system includes features to accommodate DMA and Interrupt orpower-on external restart. The 803 is designed for
low cost control or minimum data handling applications.
FEATURES
• S00S CPU with Interrupt and DMA capability
• All memory usable as data or program storage
• 256 words of ROM memory with 1024 word capacity
• 1024 words of RAM memory with 2048 word capacity
• 28 TTJ. I/O lines field selectable as input or output
























































Three 4.5" by 6.5" printed circuit cards
- One 8 11! CPU card
- One 8112 ROM/ RAM card
- One 81 13 I/O card
Connector Requirements for each card




Address latches, data buffers, and control decode circuits.
Power-on and external restart.
DMA buffers.
ROM/RAM card includes
One 1702A PROM (256 bytes) and four PROM sockets
Eight 2102 RAM (1024 bytes) and sixteen RAM sockets
Socket for card expansion circuit. Limit 2 ROM/RAM cards
I/O card includes
28 TTL I/O circuits selectable in groups of 4 as input gates or output latches.
Operational
CPU
Executes all of the 8008 instructions.
4 microsecond time st,.te cycle using 8008 (MPS 803).
2.8 microsecond time state cycle using 8008-i (MPS 803-1).
Memory for data or program storage expandable to 2 cards
ROM, 1024 word capacity per card.
RAM, 2048 word capacity per card.
Input and Output
Input gates implement the INT instructions.
Output latches implement the OUT instructions.
Requires external address decoding for card expansion.
Interrupt or External Restart
Single line, synchronized interrupt on CPU card can be optionally wired for multi-level interrupt or
Power-on external restart.
Multi-level Interrupt: Control lines available for external interrupt such as 81 18 priority interrupt card.
Power-on and external restart option: CPU starts at instruction location 0000 by wiring restart output from
CPU card to Interrupt Request input.
DMA (Direct Memory Access)
Data, address, and control lines are 3-statc disconnected by the CPU following a HLT instruction allowing
DMA by peripherals. The CPU must be interrupted to continue following a HALT.
Electrical Requirements
Refer to individual data sheets and schematics on the 81 1 1, 81 12, and 81 13 for interface and wiring.
Power Requirements for the three card set fully loaded
+VCC = +5 volts ±S7o @ 2 Amp maximum (35mA per ROM, 50 mA per RAM)
GND0 volts
-VDD = -9 volts ±5% (? 750 mA maximum'(35 mA per ROM)
Hardware Accessories
Compatible with Scries S400 interface cards.
Fits CR5.CR10 or CR19 card racks
Use M272 or M273 power supply
PROM's programmable on Series 81 programmers
Software
MPS 803 hardware is fully compatible with any 8008 software assuming I/O and interrupt can be assigned
compatibly. Teletype operating system and system monitor available. Assemblers, compilers and simulators
available through computer time-sharing services.
U-6
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A five card S bil microcomputer which implements the 8008 CPU into a working system with ROM, RAM, Input and
Output. The system includes features to accommodate DMA and Interrupt or powcr-on external restart. The 805 is
designed as a fully expandable system for programmed logic applications, moderate data handling, or minicomputer
replacement.
FEATURES:
800S CPU with Interrupt and DMA capability.
Crystal clock with better than 0.1% accuracy.
All memory usable as data or program storage.
256 words PROM memory with 2048 word capacity.
1024 words RAM memory with 4096 word capacity.
ROM and RAM memory card expandable to a total of 16K words.
32 TTL output latches card expandable to 192 latches.

















Three 4.5" by 6 5" printed circuit cards
-One 81 1 1 CPU card
- One 8114 Input card
- One 81 15 Output card
-One 81 16 ROM card
-One 81 17 RAM card
Connector Requirement for each card




Address latches, data buffers, and control decode circuits.
Power-on and external restart.
DMA buffers.
ROM Card includes
One 1 702A PROM (256 bytes) and eight PROM sockets
Socket for card expansion circuit (up to 8 cards)
RAM Card includes
Eight 2102 RAM (1024 bytes) and thirty-two RAM sockets
Socket for card expansion circuit (up to 4 cards)
Input Card includes
32 TTL input selector circuits addressable in groups of 8
Socket for card expansion circuit (up to 2 cards)
Output Card includes \
32 TTL output latch circuits addressable in groups of 8
Socket for card expansion circuit (up to 6 cards)
Operational
CPU
Executes all of the 80CS instructions.
4 microsecond lime state cycle using 8008 (MPS 1805).
2.8 microsecond time state cycle using 8008-1 (MPS 805-1).
Memory for data or program storage card expandable to any combination of ROM and RAM to 16384 words
ROM, 2048 word capacity per card.
RAM, 40*36 word capacity per card.
Input and Output
Input gates implement the INP instructions.
Output latches implement the OUT instructions.
Interrupt or External Restart
Sing!j line, synchronized interrupt on CPU card can be optionally wired for multilevel interrupt or Power-on external restart.
Multi-level Interrupt: Control lines available for external interrupt such as 81 18 priority interrupt card.
Power-on and external restart option: CPU starts at instruction location 0000 by wiring restart output from CPU card to Interrupt Request input.
DMA (Direct Memory Access)
Data, address, and control lines arc 3-statc disconnected by the CPU following a HLT instruction allowing
DMA by peripherals. The CPU must be interrupted to continue following a HALT.
Electrical Requirements
Refer to individual data sheets and schematics on the 81 1 1 , 81 14, 81 15, 81 16, and 8117 for interface and wiring.
Power Requirements for the Ci\e card set fully loaded
+VCC = ±5%@ 3.3 Amp maximum (35mA per ROM, 50mA per RAM)
GND0 volts
-VDD = -9 volts *S7o (<•" 900 mA maximum (35 mA per ROM) \
Hardware
Compatible with Series 8400 interface cards.
Fits CR5.CR10 or CRI9 card racks
Use M273 power supply
PROM's programmable on Series 81 programmers
Software
MPS 800 hardware is fully compatible with any 8008 software assuming I/O and interrupt can be assigned compatibly. Teletype operating system
and system monitor available. Assemblers, compilers and simulators available through computer lime-sharing services.
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3. MPS 800 TIMING
INSTRUCTION CYCLE
The MPS S00 systems operate as do all computers by periodically
and continuously retrieving groups of bits from a program memory
and performing operations defined by the bit patterns of these
instruction words . The instruction cycle of addressing the
program memory, fetching the instruction word and executing
the operation requires multiple time intervals. The total time
to complete the instruction cycle is called the instruction cycle
time . The instruction cycle time for the MPS 800 systems is
variable, requiring more time to execute some instructions
than others.
TIME STATES
The instruction cycle times for various types of instructions fit
into fifteen time intervals or time states as shown in Figure 3-1.
In each time state, the CPU operates with 8 bits of information.
The instructions may use as few as three time states or as many as
eleven. Each time state is defined by the 0, and 0~ clock signals
and the SYNC signal. The frequency of the two-phase clock deter-
mines the actual time of the time states. The MPS 800 operates
with a 4.0 microsecond time state and the MPS 800-1 operates with
a 2.8 microsecond time state.
MEMORY CYCLES
The 15 time intervals are divided into three memory cycles, each with
5 time states. For each memory cycle the first two time states T^
and T2 are used for addressing either memory or I/O. The third time
state T3 is always information retrieval or storage. The last two
time states T4 and T5 are execution time states which do not occur
every memory cycle.
The instruction set includes single, double and triple word instruc-
tions which require one, two or three memory cycles. The instruction
set also includes various single word instructions which require two
memory cycles and a double word instruction requiring three memory
cycles.
INSTRUCTION OR DATA CYCLE
A memory cycle can be an instruction cycle or a data cycle depending
on whether memory is addressed by the program address counter or the
memory registers within the CPU.
The first memory cycle Ml is always an instruction cycle where the
program address counter addresses the program memory and the instruc-
tion is fetched to the instruction register. The second and third
memory cycles, M2 and M3 , can be either instruction or data cycles.
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There are three types of double word instructions (LRI , ALT , LMI ) where
the second word is data to be operated upon. The address control
instructions (JUMP) are triple word instructions where the second and
third words contain the jump address.
All other instruction are single word instructions. Some of the
single word instructions (LRM, LMR, ALM) require a second memory cycle
to operate with memory data. LMI is a double word instruction which
requires a third memory cycle to transfer the data of the second
instruction word into memory. All memory instructions (LMI , LRM, LMR,
ALM) use the memory address registers H and L to address the data
words for the additional memory cycles.
MEMORY AND I/O TIMING
The timing waveforms in Figure 3-1 indicate that memory and I/O
timing occur in time state T3 . The RDM, WRM, IN and OUT signals
are the control signals available from the 8111 CPU card. The
CPU sets up the address at Tl and T2 time and the appropriate
signal operates on the data at T3 time. RDM gates memory data to
the CPU. WRM strobes CPU data to memory. IN gates input data \
from I/O. OUT strobes output data to I/O.
$1

4. MPS 800 SYSTEM ORGANIZATION
CENTRAL PROCESSING UNIT
All computers consist of a central processing unit (CPU) and
a memory that has a stored sequence of instructions for the
CPU. The CPU is operated by a clock circuit to address, fetch,
and execute the instructions stored in memory. The CPU fetches
an instruction by sending an address from a program address
counting register to the program memory. The program memory
decodes the address and sends the selected instruction to the
CPU. The CPU stores the instruction in an instruction register
where it is decoded and executed.
MPS 800 SYSTEMS
The MPS 800 systems are controlled by the 8008 CPU chip. The
CPU performs control and data transfer functions with the logic
elements shown in the system data flow diagram Figure 4-1. The
CPU communicates with memory, and 1/0 ports by connecting
appropriate elements of the system to the 8 bit CPU BUS.
Conceptually the information paths exist as shown in Figure 4-1.
In addition to an instruction register and program address
counter, the CPU contains a program address counter stack, an
arithmetic logic unit (ALU) with an eight bit accumulator




The instruction register shown in Figure 4-2 consists of eight
bits of storage and decoding for single word and the first word
of multiple word instructions as they are received from the
program memory.
The second and third words of a multiple word instruction do
not go to the instruction register but go as either data to the
general purpose registers or as a page and line address of the
program address counter. The 1/0 instructions in the instruction









































Instruction Register, Program Address Counter,




The program address counter shown in Figure 4-2 is a 14 bit
sequential counter which keeps track of the location of the
next instruction to be executed from program memory. The six
most significant bits are called the page address and the
eight least significant bits are the line address of the
instruction on a page. The program address counter is normally
incremented by 1 for each instruction word unless the instruc-




The subroutine address stack shown in Figure
seven 14 bit registers used to save the prog
for each of seven allowable subroutine level
address stack is controlled by three CPU ins
instructions RST and JMS and a return inst.ru
entry to a subroutine causes the program add
transferred to the top most level of the sub
stack. The seven levels in turn are pushed
the new entry. The lowest level is lost off
stack. Each return from a subroutine causes
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General purpose registers and ALU
GENERAL PURPOSE REGISTERS
rhe general purpose registers as shown in Figure 4-3 consist
)f seven 8 bit registers referred to as A, B, C, D, E, H, and.
j. Data can be transferred by instruction from register to
register (LRR), register to memory (LMR), memory to register
!LRM), or from the second word of the instruction to the
"egister (LRI). All registers except the A register can be
incremented or decremented by instruction.
Phe H and L registers, in addition to performing all register
jperations, together form the memory address register. These
agisters are sent out under program control as the address
'or memory operations (LMX, LRM, ALM). When used to address
lemory under program control, the H register must contain the
hgh order bits (PAGE adr) and the L register must contain the
.ow order bits (line adr).
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The CPU contains four status flags which define the result of the
increment and decrement instructions on any register (except A)
and the result of the arithmetic and logic instructions on the
A register. The four flags called C, Z, S, and P can be tested
by the address control instructions to make decisions.
The C flag represents the (logical 1 or 0) condition of the carry
bit following the arithmetic and logical instructions and the rotate
instructions
.
The Z flag represents the (equal zero or not) condition of the register
following the counting instructions and the arithmetic and logical
instructions
The S flag represents the (logical 1 or 0) condition of the sign (most
significant bit) of the register following the counting instructions
and the arithmetic and logical instructions.
The P flag represents the (odd or even) parity condition of the register
following the counting instructions and the arithmetic and logical
instructions. "Parity odd" means the register contains an odd number
of 1 bits. "Parity even" means the register contains an even number
of 1 bits.
The instruction tables of section 5 indicate which instructions affect
the status flags.
TYPES OF MEMORY
There are two uses for memory in computing systems, data memory for
information storage and program memory for storage of the instruction
sequence. Data memory is accessed by executing memory instructions
whereas program memory is accessed by the CPU program address counter.
A typical system may have a separate memory for data storage and one
for program storage or it may have only one memory used for both data
and program storage.
Memory can also be of two types, Read-Only Memory (ROM) or Read-Write
Memory (RWM). Program memory can be either ROM for fixed programs, RWM
for variable programs, or combinations of the two. Data memory can also
be either ROM or RWM. ROM data memory is fixed for constants or table
look-up while RWM data memory is variable for data manipulation.
MPS 800 MEMORY
The MPS 800 systems have one type of memory used for both program stor-
age and data storage. This memory can consist of either ROM or RWM in
any combination. The CPU instruction set is designed to work most
efficiently with some RWM on the system. The limited number of general
purpose registers usually require additional register allocation in RWM




MPS 800 Memory is defined for convenience as a page oriented memory of
256 words per page as shown in figure 4-4. The CPU addresses the page
and line, from either the program address register or the memory address
register, and the memory sends the 8 bit word at that address to the CPU
The 14 bit addressing capability of the CPU allows direct access to 64
pages of memory with six of the high order bits used as the page address
The eight low order bits are used for the line address within a page.
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External operations are accomplished through the I/O ports of eight
lines for each port. The I/O operations are implemented through the
instruction register and Register A as shown in figure 4-5. The I/O
port is selected directly by the instruction. I/O data flows into or
out of Register A.
The output port is implemented using TTL logic. The CPU instruction
OUT is used to send data to TTL quad D type flip-flops from Register A.
The TTL flip-flops latch the data as a stable output until a subsequent
OUT instruction changes the data.
The MPS 800 input ports are also implemented with TTL logic. The CPU























The MPS 800 systems have a single line interrupt input. When this
line is activated the program address counter in the CPU does not
count for one instruction fetch cycle and an interrupt response sig-
nal is generated which can be used as a substitute for the instruc-
tion fetch signal to memory.
This operation allows for various interrupt schemes using extern-al
wiring and additional hardware. The designer may choose external
and power-on restart, 8 level priority interrupt or multi-word
interrupt
.
POWER-ON & EXTERNAL RESTART
When power is applied the 8008 CPU initializes itself to a HALT
instruction and sits in the stopped state waiting for an interrupt.
Power-on external restart allows the CPU to be connected such that
it interrupts itself following power-on and begins executing the
program from the first memory location.
Since interrupt causes the program address counter to- skip a count,
the first instruction is executed twice. To prevent improper start-
up an NOP instruction is required in the first memory location.
An external restart button can also be added to cause the CPU to
restart from the first memory location whenever the button is pushed.
5-LEVEL PRIORITY INTERRUPT
Ifith use of additional hardware, such as the 8118 priority interrupt
:ard, the single level interrupt can be expanded to 8 levels with
priority encoding. The 8 level interrupt makes use of the 8 RST
restart instructions. When an interrupt occurs control lines from
the CPU card externally gate the appropriate RST instruction from
the priority logic as a substitute for the instruction from memory.
As shown in figure 4-6, the RST instruction goes to the instruction
register like any other instruction. In addition the program address
is pushed down into the subroutine return address stack and a new
urogram address (OOXX) is put into the program address counter.
rhe new address (OOXX) is a function of which RST instruction is used
It must be cautioned that the 8008 CPU does not lend itself to full-
blown multiprocessing implied by the availability of the interrupt
function. The 8008 CPU architecture does not allow for convenient
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Figure 4-6 Interrupt Data Flow
-
MULTI-WORD INTERRUPT
The usual interrupt cycle allows one RST instruction to be inserted
as a substitute for the instruction from memory. The multi-word
interrupt option allows external logic to insert as many instruction
words as desired. This feature is implemented by external control
and can be thought of as an alternate memory activated by interrupt.




5. MPS 800 INSTRUCTION TABLES
The instructions for the MPS S00 are presented in the following
tables. The instruction codes are given in hexadecimal where two
hex numbers represent one 8 bit instruction word. The operations
are grouped in the following categories:
Register - (load and count)
Memory - (load and store)
Arithmetic - (add and subtract)
Logical - (AND, OR, XOR, Compare, and rotate)
Program Address Control - (Decisions)
Interrupt Control
Input/Output
In general any register can be loaded with the content of any other
register or memory. Any register can be loaded immediate where
immediate always designates the 8 bits of data immediately following
as the second word of a two word instruction. Memory can be loaded
with any register or immediate data. All registers except Register A
can be incremented or decremented. The arithmetic instructions can
add or subtract any register, memory or immediate data from Register A
either with or without carry. Any register, memory or immediate data
can be ANDed, ORed, XORed or compared with Register A. Register A
can also be rotated right or left either through or around the carry.
Decisions can be made on any of the four status flags either with a
straight jump or a jump to subroutine. Decisions can also be made
when returning from subroutines. Additionally, the decisions can be
made on either the true ("1") or false ("0") condition.
Interrupt branching is controlled by insertion of one of eight location
pointing instructions.
Input and output are handled by individual I/O instructions.
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LLx F4 F5 F6
LMx F8 F9 FA FB FC FD fe }:"'••''•'; 3E Load Memory with x
INr
'X*X*X*X 08 10 18 20 28 30 |
!-•
z, s, p Incremont Rogistor
DCr 09 11 19 21 29 3, ||
:.'''''
z, $, p Docromont Rogistor
ADx 80 81 82 83 84 85 83 87 04 c, z, s, p ADD to A
ACx 88 89 8A 8B 8C 8D 8E 8F OC c, z, s, p ADD to A w/c
SUx 90 91 92 93 94 95 96 97 14 c,z, s, p SUB from A
SBx 98 99 9A 9B 9C 9D 9E 9F 1C c, z, s, p SUB from A w/c
NDx AO Al A2 A3 A4 A5 AG A7 24 CO, z, s, p AND with A
XRx A8 A9 AA AB AC AD AE AF 2C CO, z, s, p Exclusive OR with A
ORx BO B1 B2 B3 B4 B5 B6 B7 34 CO, z,s,p OR with A
CPx B8 B9 BA BB BC BD BE BF 3C c, z, s, p Compare with A
CLA A8 CO. Zl, SO, PI Clear A
CLC AO CO, z, s, p Clear Carry
RLC 02 c Rotate A left
RRC OA c Rotate A right
RAL 12 c Rotate A left w/c
RAR 1A c Rotate A right w/c
DEFINITIONS
A Accumulator register
B, C, D, E General registers
H High order memory address register
L Low order memory address register
M Memory
I Immediate
r Registers A B C D E H L






CO carry flag =
ZO zero flag = (non. zero result)
50 sign flag = (MSB =0)
PO parity flag = (odd parity)
C1 carry flag = 1
Z1 zero flag = 1 (zero result)
51 sign flag = 1 (MSB = 1)

















ED F6 No oporation
Halt
J


































RESTART LINE ADDRESS XX IN PAGE 00
00 03 10
I .
20 28 30 38











3 4 5 6 7
SNPPX
!
41 43 47 49 4B 4D 4F Input from Port X
OUT POX 51 53 55 57 59 5B 5D 5F
0UTP1X
I
61 63 65 67 69 6B 6D 6F Output to Port XX
OUT P2X 71 73 75 77 79 7B 7D 7F
CONDITION TABLE F<DR SUx O R C?x IN,STRUCTSONS





REGA = x CO Z1 so PI Z1
REGA<x CI zo — — C1
REGA>x CO zo — — CO- zo
REGA>x CO — — — CO
REGA<x { gj
zo
Z1 so M r C1 or Z1
REGA>ix — zo — — ZO
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HEXADEC I MAL NOTAT I ON
Hexadecimal Notation is a convenient way of representing all sixteen
combinations of four bits of information with a single^ character . The
most popular character set for displaying Hexadecimal data are the
characters thru 9 to represent the binary combinations thru 9 and
A B C D E and F to represent the binary combinations 10 thru 15.
Hexadecimal Binary Bits Decimal









9 10 1 9
A 10 10 10
B
k
1 1 1 11
C 110 12





As an extension of this technique, all 256 combinations of 8 bits can





01 0000 0001 1
3E 0011 1110 52
42 0100 0010 66
El 1110 0001 225
FF 1111 1111 255
Going further, all 4096 combinations of 12 bits can be represented by
three Hexadecimal characters. This technique can be extended indefin-




Various instructions such as loading a register to
itself perform no apparent operation. These instruc-
tions are used to perform no operation except to count
the program address counter to the next instruction
address in sequence. The NOP instructions can be
used as an N state time delay. For power-on restart
option the first location must be a NOP.
HALT
The codes 00, 01, and FF cause the CPU to execute a
halt and to enter the stopped state. The CPU must
be interrupted to escape from the stopped state.
HLT
JUMP ON STATUS CONDITIONS 1st word JMP CX
2nd word LINE ADR
3rd word PAGE ADR
Jump to the line and page address defined by the 2nd
and 3rd instruction words if the status condition CX
exists. If the condition CX does not exist continue
to the next sequential 'instruction. The status
conditions CX are defined in the table 6-2.














Zero flag = (result is non-zero
Sign flag = (MSB = 0)
Parity flag = (result has odd parity)
Carry flag = 1
Zero flag = 1 (result is zero)
Sign flag = 1 (MSB of result is 1)
Parity flag = 1 (result has even parity)
6S

JUMP CONDITIONALLY TO SUBROUTINE 1st word JMS CX
2nd word LINE ADR
3rd word PAGE ADR
Jump to the line and page address defined by the 2nd
and 3rd instruction words if the status condition CX
exists. If the condition CX does not exist continue
to the next sequential instruction. Save the program
address counter as the return address on the top level
of the stack. Push all stack addresses down one level.
The status condition CX is defined in table 6-2.
RETURN FROM SUBROUTINE RET CX
Return on condition CX from the previously entered
subroutine. Retrieve the return address from the top
most stack level. Pull all stack addresses up one
level. If the condition CX does not exist, continue
to the next sequential instruction. RET requires 5
time states if it returns and only 3 time states if it
does not return. The status condition CX is defined
in table 6-2.
RESTART RST X
Restart at one of the 8 specified restart addresses X.
Save the program address counter as the return address
on the top level of the stack. Push all stack addresses
down one level. There are 8 separate restart instruc-
tions. Each instruction points to a specific restart
location. The restart addresses are located in the
first 64 memory locations. Each restart is separated
by 8 memory locations.
The RST instruction is meant to be used with interrupt.
The interrupting device must insert one of the 8 RST




Gate eight bits of data from the designated input port
PX to Register A. There are eight separate input
instruction codes, one for each input port.
OUTPUT OUT PXX
Send eight bits of data from Register A to the desig-
nated output port PXX. There are 24 separate output
instruction codes, one for each output port.
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AND (x) W ITH REGISTER A
AND REGISTER WITH REGISTER i
AND MEMORY WITH REGISTER A







Perform the logical AND of (x) with the contents of regis-
ter A and place the result into register A. This operation
resets any bits in register A where the AND operator (x)
contains bits. The status flags are affected by the
result. Carry status is set to zero.




OR REGISTER WITH REGISTER A
OR MEMORY WITH REGISTER A







Perform the logical exclusive OR of (x) with the content
of register A and place the result: into register A. This
operation complements any bits in register A where the
exclusive OR operator (x) contains a 1 bit. The command
XRA performs the operation Clear A (CLA). The status flags
are affected by the result. Carry status is set to zero.
OR (x) WITH REGISTER A
OR REGISTER WITH REGISTER A
OR MEMORY WITH REGISTER A







Perform the logical OR of (x) with the content of regis-
ter A and place the result into register A. This operation
sets any bits in register A where the OR operator (x) con-
tains a 1 bit. The status flags are affected by the
result. Carry status is set to zero.
COMPARE fx) WITH REGISTER A
COMPARE REGISTER WITH REGISTER A
COMPARE MEMORY WITH REGISTER A







Compare (x) with the content of register A. (x) is
subtracted from register A. The content of register
A is unchanged. The status flags are affected by
the result of the subtraction as defined in table 6-1.
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CLEAR REGISTER A CLA
Register A and carry status are set to zero. The
zero status is set to one, sign status is set to
zero, and parity status is set to one.
ROTATE REGISTER A LEFT
Rotate the content of register A left one bit. The most
significant bit goes to the LSB and to the carry status.
RLC
MSB LSB




ROTATE REGISTER A RIGHT
Rotate the content of register A right one bit.
LSB goes to the MSB and to the carry status bit.
The
MSB LSB




ROTATE REGISTER A LEFT WITH CARRY
Rotate the content of register A and the carry
status bit left one bit position.
-




ROTATE REGISTER A RIGHT WITH CARRY
Rotate the content of register A and the carry
status bit right one bit position.









LOAD REGISTER 1 WITH REGISTER 2 Lr
i
r o
Load register i*i with the content of register r2« The con-
tent of r ? and the status flags are unchanged.
LOAD REGISTER WITH MEMORY LrM
Load the register r with the content of the memory location
addressed by the contents of registers H and L. The content
of the memory location and the status flags are unchanged.
LOAD REGISTER IMMEDIATE 1st word Lrl
2nd word DATA
Load the second word of the instruction into register r.
The status flags are unchanged.
LOAD MEMORY WITH REGISTER LMr
Load the memory location addressed by the contents of
registers H and L with the content of the register r.
The content of r and the status flags are unchanged.
INCREMENT REGISTER INr
Increment the content of register r by one. All of the
status flags except carry are affected by the result.
Register A cannot be incremented.
DECREMENT REGISTER DCr
Decrement the content of register r by one. All of the
status flags except carry are affected by the result.
Register A cannot be decremented.
ADD (x) TO REGISTER A AD(x)
ADD REGISTER TO REGISTER A ADr
ADD MEMORY TO REGISTER A ADM
ADD IMMEDIATE TO REGISTER A 1st word ADI
2nd word DATA
Add (x) to the content of register A without carry
and place the result into register A. The status
flags are affected by the result.
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ADD (x) WITH CARRY TO REGISTER A
ADD REGISTER WITH CARRY TO REGISTER A
ADD MEMORY WITH CARRY TO REGISTER A
ADD IMMEDIATE WITH CARRY TO REGISTER A
Add (x) to the content of register A with carry and
iplace the result into register A. The status flags
,are affected by the result.
SUBTRACT (x) FROM REGISTER A
SUBTRACT REGISTER FROM REGISTER A
SUBTRACT MEMORY FROM REGISTER A
SUBTRACT IMMEDIATE FROM REGISTER A
Subtract (x) from the content of register A without
borrow and place the result into register A. The
















Table 6-1. Ccmdition Table For SUx or CPx Insstructions
COMPARISON STATUS FLAG RESULT TEST
CONDITION CXCONDITION
c z s p
REG A = x CO Z1 so pi Z1
REG A<x CI zo — ~ C1
REG A>x CO zo — — CO* zo
REG A>x CO — — — CO
REG A<x i C1
\ CO
zo
Zl so pi t C1orZ1
REG Avtx — zo — —
>
ZO
SUBTRACT (x) WITH BORROW FROM REGI STER A
SUBTRACT REGISTER WITH BORROW FROM REGISTER A
SUBTRACT MEMORY WITH BORROW FROM REGISTER A
SUBTRACT IMMEDIATE WITH BORROW FROM REGISTER A
Subtract (x) from the content of register A with
carry and place the result into register A. The













































00 1E IIM1 15
001F PAGE 00
FIRST INSTRUCTION IN PGM ALWAYS A NOP




PUT A 'JUMP UNCONDITIONAL 1








IN NEXT MEM ADDRESS
(





SET INNER LOOP COUNTER
(
DECREMENT COUNTER
IF NOT YET ZERO,
JUMP AND DECREMENT AGAIN
(
DECREMENT OUTER LOOP COUNTER
RETURN IF IT EQUALS ZERO






LABEL LOCN ASMB HEX COMMENTS
/
KEY C020 CLA A8 INITIALIZE TO ZERO:
0021 NOP CO FILLER
KO 0022 LMA F8 DATA WORD (TO BE RETURNED)
K1 0023 LCA DO TEMPORARY HALF-WORD
K2 0024 INO 4 1 READ KEYBOARD
0025 XRI 2C COMPLEMENT
0026 FF FF (
0027 CPC BA COMPARE WITH HALF-WORD
0028 JTZ 68 IF SAKS, JUMP AND READ AGAIN
0029 K2 24 (
002A PAGE 00 (
002B LDI 1E ELSE, DEBOUNCE 3Y WAITING THREE
002C WAIT 03 TIMES THROUGH TIM1
002D JSU 46 (
002E TIM1 15 (
002F PAGE 00 (
0030 ORA DO SET ZERO STATUS BIT FOR CHECK
0031 JFZ 48 IF NOT ZERO, BUTTON STILL DOWN;
0032 K1 23 JUMP AND READ AGAIN
0033 PAGE 00 (
K3 0034 LAC C2 ELSE, BUTTON IS UP; GET HALF-WORD
0035 RLC 02 ROTATE LEFT
0036 JTC 60 IF BIT 8 IS ON, KEYBD=0;
0037 K4 3E JUMP TO HANDLE
0038 PAGE 00 (
0039 RLC 02 ELSE, ROTATE LEFT AGAIN
O03A RTC 23 IF BIT 7 IS ON, RETURN
003B JPU 44 ELSE, KEYBD*0;
003C K5 4 JUMP TO HANDLE
003D PAGE 00 (
K4 003E CLA A8 ZERO-HANDLER




LABEL LOCN ASMB HEX COMMENTS
0040 LAM C7 GET CURRENT DATA WORD




MASK LOWER HALF OFF
(
OR IN NEW HALF-WORD
0pU8 XMA F8 STORE
0049 OUT1 53 DISPLAY IN DISPLAY
CLEAR A
































SET WRITE CLOCK VARIABLE
(
LOAD INTO ACCUMULATOR
TURN ON BITS FOR WRITE, MTR CLK
(
ENABLE PROPER BITS WITH MASK
SAVE TEMPORARILY
GET DATA BYTE
ROTATE NEXT BIT IUTO BIT 1
STORE BACK INTO MEMORY
MASK OFF ALL BUT BIT 1
(
OR IN REST OF CODE
OUTPUT TO RECORDER
TURN OFF WRITE CLOCK








0060 OUT3 57 OUTPUT TO RECORDER
0061 LDI 1E SET INTER-BIT DELAY COUNTER
0062 DLA 07 AND TIME OUT SUCH THAT
0063 DCD 19 BIT FREQ=1594 HZ
0064 JFZ 48 (
0065 BIT 63 (
0066 PAGE 00 (
0067 DCE 21 DECREMENT BIT COUNTER
0068 JFS 50 IF ALL BITS HAVE NOT OUTPUT,
0069 E1 52 RETURN FOR ANOTHER
006A PAGE 00 (
006B LDI 1E SET INTER-BYTE COUNTER
006C DLA OD TIME OUT 1 BIT DELAY
006D DCD 19 BETWEEN BYTES
006E JFZ 48 (
006F BYTE 6D (
0070 PAGE 00 {
0071 DCB 09 DECREMENT REMAINING BYTES
0072 JTZ 68 IF DONE, JUMP TO TURN OFF
0073 RET 7D (
007a PAGE 00 (
0075 IML 30 ELSE, POINT AT NEXT WORD
0076 JFZ 48 IF NOT AT END OF PAGE,
0077 RCDR 50 CONTINUE
0078 PAGE 00 (
0079 IHH 28 ELSE, GO TO NEXT PAGE
007A JPU 44 AND RETURN FOR NEXT OUTPUT
007B RCDR 50 (
007C PAGE 00 (
007D LAI 06 TURN OFF RECORDER
007E F8 F8 (





LABEL LOCN ASMB HEX COMMENTS
0080 RTU 07 RETURN
LGAP 0090 LHI 2E POINT MEMORY AT [1000]
0091 10 10 (
0092 CLA A8 (
0093 LLA FO (
0094 LMI 3E SET PAGE COUNT AT 8
0095 08 03 (
G1 0096 CLA A8 CLEAR TO ZERO:
0097 LLA FO LINE NUMBER
0098 LBA C3 NUMBER OF BYTES TO RECORD
0099 LCI 16 SET MASK FOR ERASE
009A FB FB (
009B JSU 46 JUMP TO RECORD
009C RCDR 50 (
009D PAGE 00 (
009E INL 30 SET LINE NUMBER BACK TO 00




LABEL LOCN ASMS HEX COMMENTS
SGAP
HO
OOAO SUI 14 DECREMENT
OOA1 01 01 (
00A2 LMA F8 STORE BACK IN MEMORY
O0A3 OUTO 51 DISPLAY REMAINDER
00A4 JFZ 48 IF REMAINDER #0,
00A5 G1 96 RETURN AND RECORD MORE
00A6 PAGE 00 (
00A7 LBI OE SET NUMBER BYTES = 4
00A8 04 04 (
00A9 LLB F1 SET L SO H CAN'T INCREMENT
OOAA LCI 16 SET MASK FOR ERASE
OOAB IB FB (
OOAC JSU 46 JUMP TO RECORD
OOAD RCDR 50 (
OOAE PAGE 00 (
OOAF RTU 07 RETURN
HDR 00B0 LHI 2E POINT MEMORY AT [1000]
O0B1 10 10 ' (
00B2 LLI 36 (
00B3 00 00 (
00B4 JSU 46 JUMP TQ READ TIME
00B5 CLK 00 (
00B6 PAGE 07 (
00B7 INL 30 SET L = 02
0B8 LAL C6 LOAD A .FOR PROMPT
00B9 SUI 14 DECREMENT
OOBA 01 01 (
OOBB OUTO 51 DISPLAY
OOBC JSU 46 INPUT HEADER INFO
OOBD KEY 20 FROM KEYBOARD
OOBE PAGE 00 (




LABEL LOCN ASMB HEX COMMENTS
CO CPI 3C COMPARE WITH 8 (FINISHED)
00C1 08 08 (
00C2 JFZ 48 IF NOT SAME,
00C3 HO 37 INPUT NEXT INFO
00C4 PAGE 00 (
00C5 JSU 46 JUMP TO SGAP
0C6 SGAP hi (
00C7 PAGE 00 (
00C8 LLI 36 SET POINTER TO TOP
00C9 00 00 OF OUTPUT LIST
OOCA LBI OE SET BYTE COUNTER
OOCB OA OA FOR 10 BYTES
OOCC LCI 16 SET MASK FOR WRITE
OOCD FE FE (
OOCE JSU 46 JUMP TO RECORD HEADER
OOCF RCDR 50 i
OODO PAGE 00 (




LABEL LOCN ASMB HEX COMMENTS
DEMO
D1
00F0 JSU 46 CALL LGAP
00F1 LGAP 90 (
0F2 PAGE 00 (
00F3 JSU 46 CALL HDR
O0F4 HDR BO (
0F5 PAGE 00 (
00F6 JSU 46 CALL DGTR
0F7 DGTR 00 (
00F8 PAGE P1 (
00F9 JPU 44 LOOP BACK TO CALL HDR
OOFA D1 F3 (




LABEL LOCN ASMB HEX COMMENTS
CLK 0700 LAI 06 SET DISC FOR PORT 1
0701 01 01 (
0702 OUT2 55 (
0703 L^I 26 SET MASK FOR DESIRED DIGIT
0704 80 80 TO BE INPUT
C1 0705 1110 4 1 READ CLOCK THROUGH DISC
0706 IMA F8 SAVE
0707 NDI 24 MASK OFF ALL BUT
0708 FO FO DIGIT SELECT
0709 XRE AC CHECK FOR SELECTED DIGIT
070A JFZ 48 IF NOT SET,
070B C1 05 READ AGAIN
070C PAGE 07 (
070D LAE C4 SET MASK TO NEXT DIGIT
070E RRC OA (
070F LEA EO SAVE IN E
0710 CP1 3C COMPARE TO FINAL DIGIT
0711 08 08 (
0712 JTZ 68 IF DONE,
0713 MEM 19 JUMP TO HANDLE
0714 PAGE 07 (
0715 INL 30 ELSE, JUMP TO READ AGAIN
0716 JPU 44 (
0717 C1 05 (
0718 PAGE 07 (
MEM 07 19 LLI 36 GET BACK TO LIST TOP
071A 00 00 (
M1 071B LAM C7 GET FIRST DIGIT
071C NDI 24 MASK OFF ALL BUT BCD INFO
071D OF OF (
071E RLC 02 ROTATE TO UPPER HALF-WORD




LABEL LOCN ASMB HEX COMMENTS
M2
0720 HLC 02 (
0721 RLC 02 (
0722 LBA C8 SAVE TEMPORARILY
0723 INL 30 GET NEXT DIGIT
0724 LAM C7 (
0725 NDI 24 MASK OFF ALL BUT BCD INFO
0726 OF OF (
0727 ORB B1 OR IN UPPER DIGIT
0728 DCL 31 SET MEMORY
0729 LMA F8 SAVE
072A LAL C6 CHECK MEMORY POINTER
072B CPI 3C COMPARE TO FINAL
072C 02 02 MEMORY LOCATION
072D JTZ 68 IF DONE, JUMP TO HANDLE
7 2E M2 35 (
072F PAGE 07 (
0730 INL 30 ELSE, POINT TO NEXT DIGIT
0731 INL 30 (
0732 JPU 44 JUMP TO FINAL MOVE
0733 M1 1B (
0734 PAGE 07 (
0735 LAM C7 MOVE LAST DIGITS
0736 DCL 31 TO PROPER LOCATION
0737 LMA F8 (
0738 CLA A8 CLEAR DISC
0739 OUT2 55 (








0740 LHI 2E SET MEMORY TO [ 10 00]
0741 BUFH 10 (
0742 LLI 36 (
0743 BUFL 00 (
0744 JSU 46 READ KEYBOARD
0745 KEY 20 (
0746 PAGE 00 (
0747 INL 30 ADVANCE MEMORY POINTER
0748 LAL C6 CHECK FOR FINISH
0749 CPI 3C (
074A 03 03 (
074B JFZ 48 IF NOT DONE
074C A1 44 JUMP TO READ AGAIN
074D PAGE 07 (
074E LLI 36 GET DESIRED LOCATION
074F 02 02 AND SAVE TEMPORARILY
0750 LBM CF (
0751 DCL 31 (
0752 LCM D7 (
0753 DCL 31 (
0754 LAM C7 CHECK: LOAD 03 AUDIT
0755 OSA BO (
0756 JFZ 48 IF LOAD, JUMP TO HANDLE
0757 LDRO 69 (
0758 PAGE 07 (
0759 LHB E9 ELSE, POINT MEMORY
075A LLC F2 (
075B LAL C6 (
075C OUTO 51 DISPLAY ON PORT
075D LAM C7 GET MEMORY CONTENT
075E OUT1 53 DISPLAY ON PORT 1




LABEL LOCN ASMS HEX COMMENTS
LDRO
LDR
0760 00 00 TO ROM
0761 JSU 46 USE KEY AS EVENT SENSOR*
0762 KEY 20 WHEN RETURNED, MOVE
0763 PAGE 00 TO NEXT LOCATION-
0764 INL 30 ADVANCE MEMORY
0765 LHB E9 RESTORE PAGE POINTER
0766 JPU 44 JUMP FOR NEXT CONTENT
0767 A2 5B (
0768 PAGE 07 (
076S LHB E9 POINT MEMORY
076A LLC F2 (
0765 LAL C6 GET LINE NUMBER
076C OUTO 51 OUTPUT ON PORT
076D JSU 46 LOAD MEMORY WITH KEY
076E KEY 20 (
076F PAGE 00 (
0770 INL 30 ADVANCE MEMORY
0771 JPU 44 GET NEXT WORD
0772 LDZ 6B (




LABEL LCCN ASMB HEX COMMENTS
CLBTR 0780 LHI 2E SET MEMORY AT [1000]
0781 10 10 (
0782 LLI 36 (
0783 00 00 (
0784 LAI 06 PROMPT "99" ON PORT
0785 99 99 {
0786 OUT0 51 (
0787 JSO 46 READ CHANNEL DESIRED FROM
0788 KEY 20 KEYBOARD
0789 PAGE 00 (
078A LAM C7 GET SELECTED CHANNEL
078B RLC 02 ROTATE INTO UPPER FOUR BITS
078C RLC 02 (
078D RLC 02 (
078E RLC 02 (
Q78F ORI 34 FILL LOWER FOUR BITS
0790 OF OF WITH 1»S
0791 SUI 14 DECREMENT CHANNEL NUMBER
0792 10 10 (
0793 XRI 2C COMPLEMENT
0794 FF FF (
0795 OUT2 55 OUTPUT TO DAS-16
CONV 0796 LAI 06 SET DAS- 16 CONTROL 3ITS
0797 EO EO FOR RANDOM ADDRESS
0798 OUT3 57 OUTPUT TO DAS-16
0799 LAI 06 SET DAS-16 CONTROL BITS:
079A AO AO CONVERT*, STROBE*, RANDOM ADDRESS
0793 OUT3 57 OUTPUT TO DAS-16
IN 079C IN3 47 INPUT EOC BIT
079D NOP CO FILLER
079E NOP CO FILLER




LABEL LOCH ASM3 HEX COMMENTS
07A0 JTC 60 IF STILL BUSY,
07A1 IN 9C READ UNTIL EOC OCCURS
07A2 PAGE 07 (
07A3 NOP CO FILLER
07A4 NOP CO FILLER
07A5 NOP CO FILLER
07A6 NOP CO FILLER
07A7 NOP CO FILLER
07A8 IN2 45 INPUT DATA
07A9 OUT1 53 DISPLAY
07AA JPU 44 RETURN TO READ AGAIN
07 A3 CONV 96 (
07AC PAGE 07 (
READR
RO
07B0 LHI 2E POINT MEMORY AT [1002]
07B1 10 10 (
07B2 LLI 36 (
07B3 02 02 (
07B4 JSU 46 READ AND STORE WITH KEY:
07B5 KEY 20 MEMORY LOCATION AND NUMBER
07B6 PAGE 00 OF BYTES TO READ INTO IT
07B7 DCL 31 (
07B8 JFS 50 (
07B9 RO B4 (
07BA PAGE 07 (
07BB INL 30 (
07EC LEM E7 (
07BD INL 30 (
07BE LBM CF (








07C0 LLM F7 (
07C1 LHB E9 (
07C2 LAI 06 TURN ON RECORDER, READ MODE
07C3 F2 £2 (
07C4 OUT3 57 (
07C5 CLA A8 CLEAR TEMPORARY DATA WORD
07C6 LBA C8 (
07C7 LCI 16 SET BIT COUNTER
07C8 07 07 (
07C9 IN1 43 READ TAPE CLOCK, DATA
07CA RLC 02 ROTATE CLOCK BIT INTO CARRY
07CB JFC 40 IF NOT ON, READ AGAIN
07CC IN C9 (
07CD PAGE 07 (
07CE NDI 24 MASK ALL BUT DATA BIT
07CF 80 80 (
07D0 ORB B1 OR IN THE TEMPORARY WORD
07D1 RLC 02 ROTATE
07D2 LBA C8 STORE BACK IN TEMP WORD
07D3 DCC 1 1 DECREMENT REMAINING BITS
07D4 JFS 5 IF ALL NOT READ, READ AGAIN
07D5 IN C9 (
07D6 PAGE 07 (
07D7 LMA F8 ELSE, SAVE DATA WORD
07D8 INL 30 INCREMENT MEMORY
07D9 JFZ 48 IF L * 0, CONTINUE
07DA AHD DD (
07DB PAGE 07 (
07DC INH 28 ELSE, INCREMENT PAGE NUMBER
07DD DCE 21 CHECK BYTES REMAINING
07DE JFZ 48 IF NOT DONE, CONTINUE




LABEL LOCN ASMB HEX COMMENTS
07E0 PAGE 07 (
07E1 LAI 06 ELSE, TURN OFF RECORDER
07E2 F0 FO (
07E3 OUT3 57 (




LABEL LOCN ASMB HEX COMMENTS
BGIN 0000 NOP CO FIRST LOC ALWAYS=C0
0001 LHI 2E POINT AT [0800]
0002 08 08 (
0003 LLI 36 (
0004 00 00 (
0005 LMI 3E LOAD A"JPU" AT [0800]
0006 44 44 (
0007 INL 30 INCREMENT LINE NUMBER
0008 JSU 46 GET LINE NUMBER
a009 DATN 57 (
000A PAGE 00 (
000B INL 30 INCREMENT LINE NUMBER
000C JSU 46 GET PAGE NUMBER
000D DATN 57 (
000E PAGE 00 (
000F JPU 44 JUMP TO EXECUTE
0010 BGIN (
0011 PAGE 08 (
MGTR 0015 LHI 2E POINT AT [0800]
0016 08 08 (
0017 LLI 36 (
0016 00 00 (
0019 JSU 46 GET LINE NUMBER
001A DATN 57 (
001B PAGE 00 (
001C LBM CF PUT LINE NUMBER IN B
001D JSU 46 GET PAGE NUMBER
001E DATN 57 (




LABEL LOCN ASMB HEX COMMENTS
0020 LHM EF PUT PAGE NUMBER IN H
0021 LLB F1 PUT B IN L
0022 RTU 07 RETURN WITH MEMORY POINTED
LOAD 0025 JSU 46
0026 MGTR 15
0027 PAGE 00

















POINT MEMORY AT DESIRED LOCATION
(
(






IF NOT IN OUTPUT, ISSUE FLG*
AND RETURN
(
ELSE, INCREMENT LINE NUMBER
AND IF*0, RETURN TO LOAD ANOTHER
LOCATION
(
IF L= 00, INCREMENT PAGE NUMBER,
RETURN TO LOAD ANOTHER LOCATION
(
(
AUDR 003A JSU 46
003B MGTR 15
0O3C PAGE 00
AUDI 003D JSU 46
003E CTL 6C
003F PAGE 00
POINT MEMORY AT DESIRED LOCATION
(
(






LABEL LOCN ASMB HEX COMMENTS
AUD2 0040 IN3 47 CHECK I/O*
0041 NDI 24 (
0042 04 04 (
0043 JTZ 68 IF NOT INPUT, ISSUE FLG*
0044 FLGR 6 4 AND RETURN
0045 PAGE 00 (
0046 LAM C7 ELSE GET CONTENTS OF MEMORY LOCATION
0047 XRI 2C COMPLEMENT IT
0048 FF FF (
0049 OUTO 51 OUTPUT TO CALCULATOR
004A JSU 46 ISSUE FLG*
004B FLGR 64 (
004C PAGE 00 (
004D INL 30 INCREMENT LINE NUMBER
004E JFZ 48 IF L*0, RETURN TO READ NEXT LOCATION
004F AUDI 3D (
0050 PAGE 00 (
0051 INH 28 ELSE, INCREMENT PAGE NUMBER
0052 JPU 44 AND RETURN TO READ AGAIN
0053 AUDI 3D (
0054 PAGE 00 (
DATN 0057 JSU 46 WAIT FOR CONTROL
0058 CTL 6C (
0059 PAGE 00 (
005A IN3 47 CHECK I/O* ON OUTPUT
005B NDI 24 (
005C 04 04 (
005D JFZ 48 IF NOT OUTPUT, ISSUE FLG*, RETURN
005E FLGR 64 (




LABEL LOCN ASMB HEX COMMENTS
FLGR
CTL
0060 IN1 43 ELSE, READ DATA
0061 XRI 2C COMPLEMENT IT -
0062 FF FF (
0064 CLA A8 FLG*=0
0065 OUT2 55 (
0066 LAI 06 FLG*=1
0067 80 80
0063 OUT2 55 (
0069 CLA A8 FLG*=0
006A OUT2 55 (
006B RTU 07 RETURN
006C IN3 47 INPUT CTL*
O06D NDI 24 (
006E 08 08 (
006F JFZ 48 IF NOT ISSUED YET, KEEP CHECKING
0070 CTL 6C (
0071 PAGE 00 (




LABEL LOCN ASMB HEX COMMENTS
RD1
IN
0080 JSU 46 SET BEGINNING LINE NUMBER
0081 MGTR 15 AND PAGE NUMBER
0082 PAGE 00 (
0083 JSU 46 PUT NUMBER OF BYTES IN E
0084 DATN 57 (
0085 PAGE 00 (
0086 LEM E7 (
0087 LAI 06 RECORDER ON, READ MODE
0088 02 02 (
0089 OUT2 55 (
008A CLA A8 PREPARE TO COUNT EIGHT BITS
008B LCI 16 (
08C 07 07 (
008D RLC 02 (
008E LBA C8 (
008F IN3 47 WAIT FOR CLOCK PULSE
0090 RRC 0A (
0091 JFC 40 (
0092 IN 8F (
0093 PAGE 00 (
0094 NDI 24 GET DATA BIT
0095 01 01 (
0096 ORB B1 OR INTO TEMPORARY WORD
0097 DCC 11 EIGHT BITS READ?
0098 NOP CO FILLER
0099 NOP CO (
009A NOP CO (
0093 JFS 50 IF NO, ROTATE AGAIN
009C IN2 8D (
009D PAGE 00 (
009E LMA F8 ELSE STORE IN MEMORY




LABEL LOCN ASMB HEX COMMENTS
00A0 JFZ 48 IF L#0, JUMP AHEAD
00A1 A4 A4 (
00A2 PAGE 00 (
00A3 INH 30 ELSE INCREMENT PAGE NUMBER
00A4 DCE 21 DECREMENT BYTE COUNTER
00A5 JFZ 48 DONE?
00A6 RD1 8A IF NO, READ AGAIN
0A7 PAGE (
00A8 LAI 06 IF YES, QUIT
00A9 00 00 RECORDER OFF
OOAA OUT2 55 (
OOAB JSU 46 CALL AUDITER
OOAC AUDR 3A (
OOAD PAGE 00 (
92

SEQUENTIAL STRAIN MONITOR SOFTWARE
LABEL LOCN ASMB HEX COMMENTS
HDR
HDB1
0200 JSU 46 WRITE BLANK LEADER ONTO TAPE
0201 LGAP 90 (
0202 PAGE 00
0203 LHI 2E GET TIME PROM DIGITAL CLOCK






020A INL 30 PROMPT USER FOR INPUT
020B LAL C6 01 FOR MONTH
020C SUI 14 02 FOR DAY
020D 01 01 03 FOR YEAR
020E OUTO 51 04 FOR TOP CHANNEL (TCH)
020E JSU 46 (
0210 KEY 20 (
0211 PAGE 00 (
0212 LAL C6 (
0213 CPI 3C (
0214 C5 05 (
0215 JFZ 4 8 (
0216 HDR1 OF (
02T7 PAGE 02 (
0218 JSU 46 WRITE SHORT GAP ONTO TAPE
0219 SGAP A7 (
021A PAGE 00 (
021B LLI 36 WRITE HEADER INFORMATION ONTO TAPE
021C 00 00 (
021D LBI OE (
021E 06 06 (
021? LCI 16 (
93

SEQUENTIAL STRAIN MONITOR SOFTWARE
LABEL LOCN ASMB HEX COMMENTS
INIT
0220 FE FE (
0221 JSU 46 (
0222 ECDR 50 (
0223 PAGE 00 (
0224 LLI 36 STORE TCH IN REGISTER C
0225 05 05 (
0226 LCM D7 (
0227 LBI OE INITIALIZE XLST,DXLST
0228 10 10 REFERENCE VECTORS
0229 LLI 36 XLST(I) =80

















023B LLI 36 INITIALIZE OBUF PAGE NO
023C 70 70
023D LMI 3E
023E 1 1 1 1
023F INL 30 INITIALIZE OBUF LINE NO
94

SEQUENTIAL STRAIN MONITOR SOFTWARE
LAbEL LOCK ASMB HEX COMMENTS
0240 LMI 3E (
0241 00 00 ( -
INT 0242 CLA A8 INTEGER DIVIDE 256 BY
0243 LDA D8 TCH TO GET NO. OF
INT1 0244 ACC 8A CYCLES PER PAGE
0245 JTZ 68 (
Q246 AHD1 4F (
0247 PAGE 02 (
0248 JTC 60 (
0249 AHD2 50 (
024A PAGE 02 (
024B IND 18 (
024C JPU 44 (
024D INT1 44 (
024E PAGE 02 (
AHD1 024F IND 18 (
AHD2 0250 INL 30 SAVE NO. OF CYCLES IN [ 1072 1
0251 LMD FB AND [ 1073 ]
0252 INL 30 (
0253 LMD FB (
BECL 0254 LBC CA STORE TCH IN REGISTER B
0255 LLI 36 SET TBUF POINTER
0256 40 40 (
0257 LAI 06 RESET DAS-16 TO CHAN. 1
0258 48 48 (
0259 OUT3 57 (
CONT 025A JSU 46 CALL FLTR TO GET DATA
025B FLTR 00 (
025C PAGE 03 (
025D DCB 09 TCH REACHED?
025E JFZ 48 IF NO, GET NEXT CHAN.
025F CONT 5A (
95

SEQUENTIAL STRAIN MONITOR SOFTWARE
LABEL LOCK ASMB HEX COMMENTS
STUF
0260 PAGE 02 (
0261 LLI 36 FLG SET?
0262 6F 6F (
0263 LAM C7 (
0264 ORA £0 (
0265 JTZ 68 IF NO, DO ANOTHER CYCLE
0266 RECL 5U (
0267 PAGE 02 (
0268 LBC CA ELSE TRANSFER DATA TO OBUF
0269 LAI 06 COMPUTE TBUF POINTERS
026A 40 40 (
026B ADC 82 - (
026C SUB 9 1 (
026D LLA FO (
026E LAM C7 STORE TBUF IN REGISTER A
/526F LLI 36 GET OBUF POINTERS
0270 70 70 (
2071 LDM DF (
0272 INL 30 (
0273 LLM F7 (
0274 LHD EB (
0275 LMA F8 STORE TBUF(I) IN OBUF
0276 INL 30 INCREMENT OBUF LINE NO.
0277 LDH DD SAVE OBUF POINTERS
0278 LEL E6 (
0279 LHI 2E (
027A 10 10 (
027B LLI 36 (
027C 70 70 (
027D LMD FB (
027E INL 30 (
027F LME FC (
96

SEQUENTIAL STRAIN MONITOR SOFTWARE
LABEL LOCN ASMB HEX COMMENTS
0280 DCB 09 DONE?
0281 JFZ 48 IF NO , REPEAT
0282 STUF 69 (
0283 PAGE 02 (
0284 LLI 36 ELSE, RESET FLG =
0285 6F 6F (
0286 LMI 3E (
0287 00 00 (
0288 LLI 36 CHECK NO. OF CYCLES
0289 72 72 (
028A LBM CF (
028B DCB 09 (
028C LMB F9 (
028D JFZ 48 PAGE FULL?
028E RECL 54 IF NO , DO ANOTHER CYCLE
028F PAGE 02 (
0290 DCL 31 ELSE INCREMENT PAGE NUMBER
0291 DCL 31 (
0292 LAM C7 (
0293 ADI 04 (
0294 01 01 (
0295 LMA F8 (
0296 CPI 3C LAST PAGE FILLED?
Q297 1C 1C (
0298 JTZ 68 IF YES, DUMP OBUF TO TAPE
0299 EEC A6 (
029A PAGE 02 (
029B LLI 36 ELSE, RESTORE NO. OF CYCLES TO [1072]
029C 73 73 (
029D LAM C7 (
029E DCL 31 (
029F LMA F8 (
97

SEQUENTIAL STRAIN MONITOR SOFTWARE
LABEL I.OCN ASMB HEX COMMENTS
REC
REC1
02A0 DCL 31 RESIIT OBUF LINE POINTER
02A1 LMI 3E ( -.
02A2 00 00 (
02A3 JPU 44 DO ANOTHER CYCLE
02A4 RECL 54 (
02A5 PAGE 02 (
02A6 LMI 3E SET OBUF PAGE NUMBER FOR
02A7 1 1 1 1 Fj:rst PAGE
02A8 JSU 46 WRITE SHORT GAP ONTO TAPE
02A9 SGAP A7 (
02AA PAGE 00 (
02AB LHI 2E GET OBUF PAGE NO.
02AC 10 10 (
02AD LLI 36 (
02AE 70 70 (
02AF LCM DF {
02B0 INL 30 GET NUMBER OF BYTES
02B1 LBM CF (
02B2 LHD EB SET POINTERS
02B3 LLI 36 (
02B* 00 00 <
2B5 LCI 16 SET RECORD CODE WORD
02B6 FE FE (
2B7 JSU 46 CALI, RECORDER SUBROUTINE
02B8 RCDR 50 (
02B9 PAGE 00 (
02BA INH 28 INCREMENT OBUF PAGE NO.
02BB LAH C5 AND SAVE IN[ 1070]
02BC LHI 2E (
02BD 10 10 (
02BE LLI 36 (
02BF 70 70 (
98

SEQUENTIAL STRAIN MONITOR SOFTWARE
LABEL LOCN ASKB HEX COMMENTS
02C0 LMA F8 LAST PAGE RECORDED?
02C1 CPI 3C ( -
02C2 1C 1C (
02C3 JFZ 48 IF NO , RECORD ANOTHER PAGE
02C4 REC1 A 8 (
02C5 PAGE 02 (
02C6 LLI 36 ELSE RESTORE TCH TO C
02C7 05 05 (
02C8 LCM D7 (
02C9 LLI 36 RESTORE NO. OF CYCLES TO [
02CA 73 73 (
02CB LAM C7 (
02CC DCL 31 (
02CD LMA F8 (
02CE DCL 31 RESET OBUF LINE NO.
02CF LMI 3E (
02D0 00 00 (
02D1 DCL 31 RESET OBUF PAGE NO.
02D2 LMI 3E (
02D3 11 1 1 (
02D4 JPU 44 REPEAT UNTIL RESET
02D5 RECL 54 (
02D6 PAGE 02 (
99

SEQUENTIAL STRAIN MONITOR SOFTWARE
LABEL LOCN ASMB HEX COMMENTS
FLTR
WAIT
0300 LAI 06 SEND CONVERT COMMAND TO DAS-16
0301 88 88 (
0302 OUT3 57 (
0303 LAI 06 (
0304 C6 C8 (
0305 OUT3 57 (
0306 IN3 47 WAIT FOR END-OF-CONVERT
0307 RLC 02 (
0308 JTC 60 (
0309 WAIT 06 (
030A PAGE 03 (
030B IN2 45 READ DATA WORD
030C LEA E0 SAVE IT IN REGISTER E
030D LAL C6 COMPUTE ADDRESS OF XLST
030E SUI 14 (
030F 20 20 (
0310 LLA FO (
0311 LAE C4 COMPUTE CHANGE IN STRAIN READING
0312 SUM 97 (
0313 LDA D8 (
0314 CPI C3 (
0315 03 03 CHANGE > 5%?
0316 JTC 60 IF NO, JUMP AHEAD TO
0317 NULL 22 NULL










SEQUENTIAL STRAIN MONITOR SOFTWARE
LABEL L-OC1I ASM3 HEX COMMENTS
NULL
YES
0320 YES 2A (
0321 PAGE 03 (
0322 LAL C6 WRITE "NULL" WORD TO TBUF
0323 ADI 04 (
0324 20 20 (
0325 LLA F0 (
0326 LMI 3E (
0327 80 80 (
0328 INL 30 (
0329 RTU 07 RETURN TO CALLING PROGRAM
032A LAI 06 COMPUTE ADDRESS OF DXLST
032B 30 30 (
032C ADC 82 (
032D SUB 91 (
032E LLA F0 (
032F LAD C3 SIGN CHANGE IN DX?
0330 XRM AF (
0331 JFS 50 IF NO, JUMP AHEAD AND CHANGE
0332 SHUF 52 XLST, DXLST REFERENCE
0333 PAGE 03 (
0334 LAL C6 ELSE, WRITE XLST TO TBUF
0335 SUI 14 (
0336 10 10 COMPUTE ADDRESS OF XLST AND
0337 LLI 36 SAVE IN [ 1060]
0338 60 60 (
0339 LMA F8 (
033A LLM F7 GET XLST AND SAVE IN [1061]
0333 LAM C7 (
033C LLI 3 6 (
3 3D 61 61 (
033E LMA F8 (
033F DCL 31 (
101

SEQUENTIAL STRAIN MONITOR SOFTWARE
LABEL LOCN ASMB HEX COMMENTS
SHU?
SHF1
0340 LAM C7 COMPUTE TBUF ADDRESS
0341 ADI 04 (
0342 20 20 (
0343 LMA F8 (
0344 INL 30 SAVE IT IN [ 1060]
0345 LAM C7 STORE XLST IN REGISTER A
0346 DCL 31 STORE TBUF LO IN REGISTER L
0347 LLM F7 (
0348 LMA F8 STORE XLST IN TBUF
0349 LAL C6 SET FLG=1
34A LLI 36 (
034B 6F 6F (
034C LMI 3E (
034D 01 01 (
034E LLA F0 RESTORE TBUF POINTER
034F JPU 44 JUMP AHEAD AND CHANGE
0350 SHF1 58 XLST, DXLST REFERENCE
0351 PAGE 03 (
0352 LAL C6 WRITE "NULL" WORD TO TBUF
0353 ADI 04 (
0354 10 10 (
0355 LLA FO (
0356 LMI 3E (
0357 80 80 (
0358 LAL C6 COMPUTE ADDRESS OF DXLST
0359 SUI 14 (
035A 10 10 (
035B LLA FO (
035C LMD FB STORE DX IN DXLST
035D LAL C6 COMPUTE ADDRESS OF XLST
035E SUI 2 4 (
035F 10 10 (
102

SEQUENTIAL STRAIN MONITOR SOFTWARE
LABEL LOCN ASMB HEX COMMENTS
0360 LLA FO (
0361 LME FC STORE X IN XLST
0362 LAL C6 COMPUTE NEXT TBUF ADDRESS
0363 ADI 04 (
0364 21 21 (
0365 LLA FO (




10 DIM ZS[ 16],Q$[2} y AI[256],EIU 1 ,2563 f R$[2J ,B[10]
20 Z$= M 012345S739ASCD£r'
30 PRINT LIN2
40 PRINT "FATIGUE LIFE STRAIN ROUTINE OUTPUT"
50 PRINT LIN2
60 PRINT " OPTIONS AVAILABLE."
70 PRINT " 1. TA3ULAR OUTPUT."




120 AC 1 3 = 128
130 A[2]=0
140 A[33=0
150 At 41 = 10
160 At 5] =6
170 FOR 1=1 TO 5
180 WRITE (1 ,100)A[I3;
190 NEXT I
200 WRITE (1 ,100)0;10;










300 PRINT " TIME: ";R$;
310 I=A[2]
320 H=FNH0
330 PRINT R$;" DATE: "
;
340 FOR J=3 TU 5
3 50 I=ACJ1
360 H=FNH0








450 PRINT "TOP CHANNEL IN CYCLE" ;R$
460 N1=INT(256/(N))





490 IF LI =1 THEN 1240
500 DISP "INPUT NO. OF PAGES TO PLOT.'
510 INPUT LI
520 J=l
530 WRITE (1 ,100)0;0;9;(N*N1 );0;9;
540 FOR 1=1 TO Nl*N
550 E[ J, I JzRBYTEl
560 NEXT I
570 J=J+1
580 IF J <= LI THEN 530
590 GOTO 720
600 DEF FNB(I)
610 B=P0S(Z$,Q$[1 ,1 ])-!
620 C=P0S(Z$,Q$[2,2]>-1
630 A[I)=16*3+C
6 40 RETURN At II
650 DEF FNH(H)
660 B=INT(I/16)
6 70 C= 1+1-16*8
680 B=3+l
690 R$[ 1 ,1 ]=Z$[B,B]
700 R$[2,2J=Z$CC,C]
710 RETURN H
720 SCALE -20,266, -130, 280*N
730 FOR K=i TO N
740 OFFSET ,( N-K+l ) *280-l 40
750 XAXIS 0,51 .2,0,256
760 YAXIS 0,128,-128,128
770 FOR J=l TO LI
780 FOR I=K TO Nl *N STEP N




830 DISP "CHANGE PLOTTER PAPER"







910 DISP "CHAR. HT. N0W=1Z; NEW HT.";
920 INPUT H
930 H-l






970 LABEL (*)"R£CORDED : TIME ";R$;
980 I=B[2]
990 H=FNHO
1000 LABEL (*>" ";R$;" DATE ";
1010 FOR Jr3 TO 5
1020 I=StJ]
1030 H=FNHO
1040 LABEL C*)R$; n ";
1050 NEXT J
1060 LABEL (*)" "
1070 LABEL (*>5*N1 /N; W CYCLES OF" ; N; "CHANNELS PER CYCLE'
1080 LABEL <*)"PAGE NO. M ;L
1090 L-L+l
1100 DISP "TO LABEL PLOTS' INPUT >0";
1110 INPUT Y
1 120 IF Y = THEN 1 140
1 130 GOTO 1 170
1140 DISP "CHANGE PLOTTER PAPER"
1 150 WAIT 10000
1 ISO GOTO 520
1170 DISP "CHAR. HT. N0W=1Z: NEW HT.";
1 180 INPUT H
1 190 LABEL (*,H,1 .4,0,1)
1200 PLOT 140,-40,1
1210 LETTER
1220 PLOT 256 5 N*280,1
1230 DISP "DONE"
1240 DISP "INPUT NO. OF PAGES TO PRINT.";
1250 INPUT LI
1260 J=l
1270 WRITE (1 ,100)0;0;9; (N*N1);0;9;




1320 IF J <= LI THEN 1270
1330 Jrl
1340 IF N=5 THEN 1520
1350 IF N=4 THEN 1470
1360 IF N=3 THEN 1420
13 70 PRINT "CHAN 1","CHAN 2"
1380 FOR 1=1 TO (N1*N-N) STEP N
1390 PRINT E[ J,I1,E[ J,I+1
3
























PRINT "CHAN 1","CHAN 2", "CHAN
FOR 1=1 TO (N1*N-N> STEP N
PRINT Et J,I],E[J,I+1 ],E[ J, 1+2]
NEXT I
GOTO 1560
PRINT "CHAN 1 'CHAN 2". "CHAN 3" 'CHAN 4"
FOR 1=1 TO (N1*N-N) STEP N
PRINT E[ J,I],E[ J,I+1 ],E[ J,I+21,E[ J, 1+3]
NEXT I
GOTO 1560
PRINT "CHAN 1","CHAN 2", "CHAN 3", "CHAN 4", "CHAN 5'
FOR 1=1 TO (Nl*w-N) STEP N
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